]> Gentwo Git Trees - linux/.git/commit
gentwo / linux / .git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 3696eeb) | patch
clk: aspeed: Add RMII RCLK gates for both AST2500 MACs
authorAndrew Jeffery <andrew@aj.id.au>
Thu, 10 Oct 2019 02:06:55 +0000 (12:36 +1030)
committerStephen Boyd <sboyd@kernel.org>
Tue, 26 Nov 2019 18:02:48 +0000 (10:02 -0800)
commit801b787a693ba643b23608cf2bf8dcfab3608795
tree4fe5be9b06248ae006cd17eebfde32c9cd5ec0a8tree | snapshot
parent3696eebd810cf084b3662d3c3b85cd84b61090f3commit | diff
clk: aspeed: Add RMII RCLK gates for both AST2500 MACs

RCLK is a fixed 50MHz clock derived from HPLL that is described by a
single gate for each MAC.

Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Link: https://lkml.kernel.org/r/20191010020655.3776-3-andrew@aj.id.au
Reviewed-by: Joel Stanley <joel@jms.id.au>
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
drivers/clk/clk-aspeed.c diff | blob | blame | history
Development tree.