PCI: dw-rockchip: Configure L1SS support

L1 PM Substates for RC mode require support in the dw-rockchip driver
including proper handling of the CLKREQ# sideband signal. It is mostly
handled by hardware, but software still needs to set the clkreq fields
in the PCIE_CLIENT_POWER_CON register to match the hardware implementation.

For more details, see section '18.6.6.4 L1 Substate' in the RK3568 TRM 1.1
Part 2, or section '11.6.6.4 L1 Substate' in the RK3588 TRM 1.0 Part2.

[bhelgaas: set pci->l1ss_support so DWC core preserves L1SS Capability bits;
drop corresponding code here, include updates from
https://lore.kernel.org/r/aRRG8wv13HxOCqgA@ryzen]

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Link: https://patch.msgid.link/1761187883-150120-1-git-send-email-shawn.lin@rock-chips.com
Link: https://patch.msgid.link/20251118214312.2598220-4-helgaas@kernel.org

diff --git a/drivers/pci/controller/dwc/pcie-dw-rockchip.c b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
index 3e2752c7dd096ecb5c22f475ed17bea6d261f3fa..bcd3a28da65029115fd44c422d9d3c5c87fda802 100644 (file)
--- a/drivers/pci/controller/dwc/pcie-dw-rockchip.c
+++ b/drivers/pci/controller/dwc/pcie-dw-rockchip.c
@@ -62,6 +62,12 @@
 /* Interrupt Mask Register Related to Miscellaneous Operation */
 #define PCIE_CLIENT_INTR_MASK_MISC     0x24
 
+/* Power Management Control Register */
+#define PCIE_CLIENT_POWER_CON          0x2c
+#define  PCIE_CLKREQ_READY             FIELD_PREP_WM16(BIT(0), 1)
+#define  PCIE_CLKREQ_NOT_READY         FIELD_PREP_WM16(BIT(0), 0)
+#define  PCIE_CLKREQ_PULL_DOWN         FIELD_PREP_WM16(GENMASK(13, 12), 1)
+
 /* Hot Reset Control Register */
 #define PCIE_CLIENT_HOT_RESET_CTRL     0x180
 #define  PCIE_LTSSM_APP_DLY2_EN                BIT(1)
@@ -85,6 +91,7 @@ struct rockchip_pcie {
        struct regulator *vpcie3v3;
        struct irq_domain *irq_domain;
        const struct rockchip_pcie_of_data *data;
+       bool supports_clkreq;
 };
 
 struct rockchip_pcie_of_data {
@@ -200,6 +207,35 @@ static bool rockchip_pcie_link_up(struct dw_pcie *pci)
        return FIELD_GET(PCIE_LINKUP_MASK, val) == PCIE_LINKUP;
 }
 
+/*
+ * See e.g. section '11.6.6.4 L1 Substate' in the RK3588 TRM V1.0 for the steps
+ * needed to support L1 substates. Currently, just enable L1 substates for RC
+ * mode if CLKREQ# is properly connected and supports-clkreq is present in DT.
+ * For EP mode, there are more things should be done to actually save power in
+ * L1 substates, so disable L1 substates until there is proper support.
+ */
+static void rockchip_pcie_configure_l1ss(struct dw_pcie *pci)
+{
+       struct rockchip_pcie *rockchip = to_rockchip_pcie(pci);
+
+       /* Enable L1 substates if CLKREQ# is properly connected */
+       if (rockchip->supports_clkreq) {
+               rockchip_pcie_writel_apb(rockchip, PCIE_CLKREQ_READY,
+                                        PCIE_CLIENT_POWER_CON);
+               pci->l1ss_support = true;
+               return;
+       }
+
+       /*
+        * Otherwise, assert CLKREQ# unconditionally.  Since
+        * pci->l1ss_support is not set, the DWC core will prevent L1
+        * Substates support from being advertised.
+        */
+       rockchip_pcie_writel_apb(rockchip,
+                                PCIE_CLKREQ_PULL_DOWN | PCIE_CLKREQ_NOT_READY,
+                                PCIE_CLIENT_POWER_CON);
+}
+
 static void rockchip_pcie_enable_l0s(struct dw_pcie *pci)
 {
        u32 cap, lnkcap;
@@ -264,6 +300,7 @@ static int rockchip_pcie_host_init(struct dw_pcie_rp *pp)
        irq_set_chained_handler_and_data(irq, rockchip_pcie_intx_handler,
                                         rockchip);
 
+       rockchip_pcie_configure_l1ss(pci);
        rockchip_pcie_enable_l0s(pci);
 
        return 0;
@@ -412,6 +449,9 @@ static int rockchip_pcie_resource_get(struct platform_device *pdev,
                return dev_err_probe(&pdev->dev, PTR_ERR(rockchip->rst),
                                     "failed to get reset lines\n");
 
+       rockchip->supports_clkreq = of_property_read_bool(pdev->dev.of_node,
+                                                         "supports-clkreq");
+
        return 0;
 }